Appl. No.

10/663,318

Filed

September 16, 2003

AMENDMENTS TO THE CLAIMS

Please add Claim 15 as indicated below.

Please amend Claims 1-12 and 14 as indicated below.

1. (Currently Amended) A process of fabricating conductive structures in features of an insulator layer on a substrate comprising:

applying a layer of conductive material over the insulator layer so that the layer of conductive material covers field regions adjacent [[said]] the features and fills in [[said]] the features;

establishing annealing the layer of conductive material to establish a grain size differential between the conductive material which covers [[said]] the field regions and the conductive material which fills in [[said]] the features by annealing said layer of eonductive material forming small grains in the conductive material covering the field regions and large grains in the conductive material over and filling the features, and

removing excess conductive material to uncover said field regions and leave said conductive structures the conductive material with small grains faster than the conductive material with large grains.

- 2. (Currently Amended) The process according to claim 1, wherein [[said]] the layer of conductive material is applied so as to define a first layer thickness over [[said]] the field regions and a second layer thickness in and over [[said]] the features.
- 3. (Currently Amended) The process according to claim 2, wherein [[said]] the first layer thickness and [[said]] the second layer thickness are dimensioned such that $d_1 \le 0.5d_2$, with d_1 being [[said]] the first layer thickness and d_2 being [[said]] the second layer thickness.
- 4. (Currently Amended) The process according to claim 3, wherein [[said]] the first and [[said]] the second layer thicknesses are dimensioned such that $d_1 \le 0.3d_2$.
- 5. (Currently Amended) The process according to claim 2, wherein applying the layer of conductive material over the insulator layer includes depositing the layer of conductive material over the insulator layer, and partially removing the layer of conductive material from over [[said]] the field regions to establish a desired thickness differential between the first and second layer thicknesses.
- 6. (Currently Amended) The process according to claim 2, wherein applying the layer of conductive material over the insulator layer includes depositing a planarized layer of

Appl. No.

: 10/663,318

Filed

September 16, 2003

conductive material over the insulator layer to establish a desired thickness differential between [[the]] said first and second layer thicknesses.

- 7. (Currently Amended) The process according to claim 5, wherein [[said]] the first layer thickness and [[said]] the second layer thickness are dimensioned such that $d_1 \le 0.5d_2$, with d_1 being [[said]] the first layer thickness and d_2 being [[said]] the second layer thickness.
- 8. (Currently Amended) The process according to claim 7, wherein [[said]] the first and [[said]] the second layer thicknesses are dimensioned such that $d_1 \le 0.3d_2$.
- 9. (Currently Amended) The process according to claim 6, wherein [[said]] the first layer thickness and [[said]] the second layer thickness are dimensioned such that d₁≤0.5d₂, with d₁ being [[said]] the first layer thickness and d₂ being [[said]] the second layer thickness.
- 10. (Currently Amended) The process according to claim 9, wherein [[said]] the first and [[said]] the second layer thicknesses are dimensioned such that $d_1 \le 0.3d_2$.
- 11. (Currently Amended) The process according to claim 1, wherein [[said]] the conductive material is copper.
- 12. (Currently Amended) The process according to claim 1, wherein [[said]] the conductive material is a copper alloy.
- 13. (Original) The process according to claim 1, wherein removing the excess conductive material is done by chemical mechanical polishing, chemical etching, electrochemical etching, or any combination of chemical mechanical polishing, chemical etching and electrochemical etching.
- 14. (Currently Amended) The process according to claim 1, wherein establishing [[said]] the grain size differential also establishes a differential in chemical removal rates, physical removal rates, or both chemical and physical removal rates at which the excess conductive material can be removed from over [[said]] the field regions and over [[said]] the features.
- 15. (New) The process according to claim 1, where removing comprised chemical mechanical polishing having a chemical component dominant over a physical component.